It is the alliance (DCA) that Sarnoff Europe has already joined TSMC design centre . DCA has qualifications to adjust the provider that good IC Company and TSMC enable to plan help.
Under DCA plan, the protection that ESD on slice that Sarnoff Europe will go still one step further to expand it in standard and high voltage CMOS employed. From 2007, the products ICs have already been released to using Sarnoff’s ESD to protect process technology of 65 nanometers of TSMC of IP in 24 periods of high turnover period, 40 nanometers of G silicons verify ESD solution is released in September.

” IP that Sarnoff accords with in an advanced design Europe is full of calculating and synthesis tools, and customize and serve. They cooperate with totally different design services offered by our DCA partner’s file, ” Tom Quan, the associated director learns and serves and sells to talk in TSMC in the design method.

European ESD file Sarnoff mainly concentrates on advanced low seepage and low holding solution for the high speed, wireless, Serdes, USB, one giga of location Ethernet, PCIe, continuous ATA application. In addition, company’s height is prevented (8 kilovolts) As ESD stability of application of HDMI and DisplayPort products.

” TakeCharge design tool ” Offer the solution of finishing to be suit I/O and all ESDs and confirm and protect and include adjustable GDSII cells. All tool calculate and comprehensive design ESD that fill of furniture design in total IC concentrate on again. The detailed overall arrangement file is worked out to teach the engineer how to combine advanced ESD solution in their habit IC design with extensive training independently, and it explains new IC to succeed in classifying.

” TakeCharge designs the solution ” Wrap up and concentrate on offering ” Single slice ” ESD design witha as about turn-round time soon very for 3 week.

Sarnoff ESD solution Europe totally has industrial standard specifications, the qualification of the meeting

2,000 V a dummy (HBM) And 200 V a machine model (eh) Even to the high-speed safety pin, RF, simulation, signal that mix, and other low cap applicationsnd to reach, prove for TSMC 65 CMOS of solution prove 40 G course nodal product with silicon. Charge the apparatus model (CDM) Require that is included too.

” European Sarnoff is excited and is but also respected and cooperated with TSMC, ” The European executive director of Sarnoff, Koen Verhaege says. ” Our task is authorized with the users with tool of advanced solution they can carry out successful ESD to design independently, make it correct for the first time, each time, no matter course, the complexity applied or improved. Exceeds 450 products ICs quality and gifted in many ways which has proved advanced ESD solution up till now.

1. aipsqdtufct Says:
   August 1st, 2009 at 1:45 am

   qfCrEt zutnhklabbra, [url=http://fhdrymemyqge.com/]fhdrymemyqge[/url], [link=http://ivmuebatyidg.com/]ivmuebatyidg[/link], http://nenkixspibxn.com/